Archive Index (1999-2012) | 2013-current at | About  

Tiny SBC runs uClinux from Altera soft-core RISC CPU

Feb 11, 2004 — by LinuxDevices Staff — from the LinuxDevices Archive — 17 views

SSV Embedded Systems has launched a new model in its tiny DIL/NetPC single-board computer (SBC) line that runs uClinux out of a 32-bit NIOS “soft-core” RISC processor in an Altera FPGA (Field Programmable Gate Array) instead of a hard-wired microprocessor. According to SSV, the module is ideal for Ethernet-enabled devices requiring very long product lifecycles.

(Click for larger view of SSV ADNP/ESC1)

ADNP/ESC1 components

SSV lists the following features and specs for the uClinux-based module:

  • Altera 32-bit NIOS RISC Softcore with 512 internal Registers
  • 50 MHz Operation
  • 16 MByte SDRAM Memory with 32-bit Data Path
  • 8 MByte Flash Memory with 16-bit Data Path
  • 10/100 Mbps Ethernet LAN Interface
  • Two asynchronous Serial Ports (one with Handshakes)
  • 20-bit General Purpose high-speed Parallel I/O
  • 16-bit ISA-like Expansion Bus
  • IDE Interface with CompactFlash Support (True IDE Mode)
  • Seven Interrupt Inputs
  • Four Chip Select Outputs
  • Programmable General Purpose Timers and Watchdog Timer
  • JTAG IEEE 1149.1 Test Interface
  • In-System Programming Features
  • 128-pin QIL (Quad-In-Line) Connector, 2.54mm Centers
  • 3.3 Volt Low Power Design, Supply Voltage 3.3 VDC (+- 5%)
  • Supply Current 450 mA typ. at 50 MHz
  • Size 82mm x 33mm

SSV offers a starter kit for the module that includes a networking and prototyping board, and several sample applications. uClinux is included as the embedded operating system, based on a 2.4 kernel. The operating system can be stored in Flash together with the TCP/IP protocol stack and the webserver, telnet daemon, and (T)FTP-server.

This article was originally published on and has been donated to the open source community by QuinStreet Inc. Please visit for up-to-date news and articles about Linux and open source.

Comments are closed.